checking package dependencies
compiling VerilogInclude.bsv
code generation for sysVerilogInclude starts
Compilation message: "./defines", line 1, column 11: defines2
Verilog file created: sysVerilogInclude.v
All packages are up to date.
